Introduction
Frequency synthesizers are the systems that generate signals with new frequencies from one or more reference signal. In the history of frequency synthesizers, several approaches are proposed to synthesize new frequencies and these approaches are divided in three major groups. These are Direct Analog, Direct Digital and Indirect Frequency Synthesizers. Direct Digital Synthesis is the one which provides fast switching speed, very high frequency resolution, low phase noise, ease to control output frequency precisely and utilized in several areas such as communication [1] - [3] test and measurement systems [4] , [5] , image processing [6] and medical applications [7] . A typical Direct Digital Frequency Synthesizer (DDFS) uses ROMs as Look Up Tables (LUTs) to convert the phase values to amplitude values. The ROMs contains the digital samples of the desired signal form. A counter is used as a phase accumulator. The phase accumulator controls the frequency of the output signal with a digital Frequency Tuning Word (FTW). The word changes the step size of the address counter of the ROM. Thus, the desired frequency is adjusted digitally. The output frequency is evaluated by the following equation where f is the reference clock signal and N is the number of phase values on the counter.
A Digital to Analog Converter (DAC) is used to get the analog signal. Principle stages of a DDFS are given in Fig. 1 . In DDFS designs, many improvements are revealed to achieve better spectral performance [8] , lower power dissipation [9] , [10] , higher frequency resolution [11] and smaller required area [12] - [14] . This paper presents a high resolution, LUT based DDFS design on VHDL. Bipartite Table Method (BTM) which is offered by Dinechin and Tisserand in 2005 is used to lessen the LUT size while keeping the Spurious Free Dynamic Range (SFDR) above 100 dB.
LUT Based DDFSs
In DDFS, the phase to amplitude conversion is done in several ways. LUT based [12] - [14] ,iterative approaches [15] and LUT free approaches [16] are the most common ones of these ways. LUTs are the tables that store the sampled data of a signal form. The size of the LUT determines the resolution and the spectral performance of the signal to be generated. Table 1 shows the content of a 32x8 bits LUT for a sine. As shown from the Table 1 , the LUT stores 32 digital data represented with 8 bits signed numbers. When a sine is generated from this small LUT, the approximate SFDR value of the generated signal is evaluated as 53.62 dB with the sfdr (x) command in MATLAB. Although the spectral performance seems good, the phase and amplitude resolutions are both unsatisfactory. The generated sine is shown in Fig. 2 . Figure 2 . The sine generated from the 32x8 bits LUT
The increase in resolution or spectral performance requires an increase in the LUT size. De Caro and his friends claim that their design requires only 208 bits to provide higher SFDR level with 11 bits phase and 9 bit amplitude resolution. To obtain this much phase and amplitude resolution, a 18,432 bits-LUT is required in a traditional DDFS structure. There are several LUT based studies providing 100 dBc and higher SFDR levels with very high phase and amplitude resolution [14] , [17] . The common idea behind these studies is to compress the ROM size as much as possible while keeping the SFDR level and the resolutions good enough. In this design, BTM is used to compress the ROM while keeping the SFDR above the predetermined levels. In BTM, the idea is to use same slope value for some adjacent points. Thus, the x axis is divided into equal intervals where b < . The same slope value is used for the − adjacent points in each interval. The TO size is calculated as
where is the number of offset value for each initial value. Fig. 4 gives the approximated where 0≤x≤π/2with BTM. The function is evaluated as f x = TIV x + TO x (6) Figure 4 . Approximated sine using BTM with R=8, a=4, b=2, c=2
As previously mentioned, LUT stage of a DDFS converts the phase value from the phase accumulator to amplitude values. To do this, it uses the P bit phase information as the address counter of both the TIV and the TO. First a bits of the word is used for the TIV, and the rest c bits and the most significant b bits of the word is also used for the TO. The decomposition of phase the word is given in Fig. 5 . Figure 5 . Phase word decomposition
Design
Inthisstudy, BTM wasusedtogetherwiththequadrantcompressiontechniquewhichusesthe sine symmetry. Inthistechnique, onlyonefourth of a sine sampledata is stored in thetables, andthe rest of thefunction is generatedbyusingthesevalues.
Phase Accumulator
A 32 bitscounter is created as thephaseaccumulator. Thecountercountswitheveryrisingedge of theclocksignalupto 2 N . FTW, the step size of thecounter, changestheoutputfrequency of the DDFS. The 32 bitscountervalue is truncatedto 20 bits. Themostsignificant 2 bitsof these data isusedtogeneratethehiddenquarters of the sine values, andthe rest representsthe 18 bitsphaseword. Theblockscheme of thecounter is given in Fig. 6 . ℎ TIV TO Figure 6 . Block scheme of the counter
Best Decomposition of the Phase Word
Thegoal is todesign a DDFS with 18 bitsphaseand 16 bitsamplituderesolutionand a SFDR levelover 100 dB. An algorithm is createdtofindoutbestdecomposition of thephasewordtoobtainthetarget SFDR withthe minimum size of therequiredmemory. TheMatlabcode of thealgorithm is given in Fig. 7 . Byusingthealgorithm, theparameters a, b and c arefound as 10, 3 and 8, respectively. withtheequations (2) and (5). Theblockscheme of thephasetoamplitudepart is given in Fig. 8 . Thecontents of thetablesareevaluatedbyusing a MATLAB code. Thecode is given in Fig. 9 . Figure 10 . The Generated 1 Hz sine wave (clk =100 MHz) Figure 11 . The Generated 1 kHz sine wave (clk =100 MHz) Figure 12 . The Generated 1 MHz sine wave (clk =100 MHz) Figure 13 . The Generated 5 MHz sine wave (clk =100 MHz) Figure 14 . The Generated 10 MHz sine wave (clk =400 MHz) Figure 15 . The Generated 20 MHz sine wave (clk =400 MHz) Figure 16 . The Generated 30 MHz sine wave (clk =400 MHz)
Conclusion
A LUT based DDFS design has beenproposed in thisstudy. Bipartitetablemethodandquadraticcompressionmethodareusedtogethertolessenthe LUT size. Firstly, the DDFS is brieflyintroducedand BTM is handled. Later on, thedetails of thedesign is focused, blockschemesandrelatedcodesaregiven. Finally, simulationresults of thedesignareshared. Thedesignprovides 100 dB SFDR levelwiththeLUTswhose size are 6 × and 6 × , respectively. 32 bit phaseand 16 bit amplituderesolutionarealsoprovided. Byusing BTM andquadraticcompressionmethod, the LUT size is lessen 585 timesthan a traditional DDFS whichprovidesthesame SFDR andresolutionvalues. Thedesign is testedwith 100 MHz and 400 MHz inputclocks. Theoutputfrequency is adjustedbetween 23 mHz and 30 MHz. Noticeabledistortionsareobservedfor 30 MHz andhigherfrequencies.
